Research
I am a computer architect with broad interests in security (from applied cryptography to hardware-based attacks and defenses) and domain-specific acceleration. Here is my CV and Google scholar profile.
My group and I are fortunate to maintain multiple collaborations with both Intel and NVIDIA on these topics. In particular, I lead a multi-university Intel Strategic Research Alliance (ISRA) center to study microarchitectural side channels (year 1 retreat group photo).
Navigation:
- Select papers
- Select project
- Peer-reviewed papers
- Patents
- Theses
- Misc. papers (e.g., eprints)
- Academic blogs
- Selected press
- Talks
- Posters
- Funding
- Tutorials/Misc. Resources
Select Papers
Here are a few representative projects:
- Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing
Introduces ISA-level principles for writing noninterferent programs on modern out-of-order, speculative machines. The key idea is that by specifying security goals explicitly but abstractly (in a microarchitecture-independent fashion), software writers are not burdoned with low-level hardware details (i.e., can write portable code), and hardware designers are once again free to implement hardware optimizations, just subject to the constraint that the security policy isn't violated. (Paper link is the extended version, which is also a bit sharper than the conference version.) See RISC-V BOOM prototype here.
- Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data
Introduces new mechanisms and abstractions for blocking and reasoning about speculative execution attacks. The premise is that speculative execution is safe unless a "sensitive value" reaches a "covert channel". This idea was inspired from "Confidential ⇏ Unsafe Instruction" in the Data Oblivious ISA paper, which itself shares DNA with the policy "High ⇏ Low" from information flow. The paper's technical meat is to define new notions of what is a "sensitive value" and to define a new abstraction through which to reason about "covert channels", and speculative execution attacks more generally, on modern processors. See formal analysis/security proof here.
- MicroScope: Enabling Microarchitectural Replay Attacks
Introduces microarchitectural replay attacks, a novel class of processor vulnerability based around the premise that on modern out-of-order machines, a single logical dynamic instruction may execute more than once. This can be leveraged by attackers to create new privacy- and integrity-breaking attacks. The paper demonstrates a proof-of-concept microarchitectural replay attack in the SGX setting that de-noises an extremely noisy microarchitectural side channel---port contention---in a single run of the victim application. See release of the Microscope framework here.
- UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition
Introduces the pigeonhole principle for DNNs: as weight precision drops, the same weight value is bound to repeat within and across filters many times. To exploit these weight repetitions, we introduce the activation group reuse (AGR) algorithm, which reduces the number of multiplications, additions and memory lookups needed to perform DNN inference, while simultaneously compressing the DNN model to a level competitive with state-of-the-art quantization schemes. Finally, we build an AGR-enabled accelerator which reduces DNN inference energy consumption by up to 4x.
- ExTensor: An Accelerator for Sparse Tensor Algebra
Introduces a new paradigm for orchestrating sparse tensor computation, embodied in a concrete accelerator called ExTensor. In an ExTensor-like accelerator, tensors are encoded in a hierarchical compressed representation to enable tiling in a multi-level memory hierarchy, and storage savings resulting from sparsity. Then, during computation, those tensors are "hierarchically intersected" at each level of the memory hierarchy to eliminate ineffectual metadata/data fetches and compute. To visualize hierarchical intersection, consider the axiom x * 0 = 0. In high-dimensional tensor algebra, x may be a scalar, tile/tensor, loopnest, etc. ExTensor's hierarchical intersection allows us to identify these cases and skip work related to x for different types of x.
- Onion ORAM: A Constant Bandwidth Blowup Oblivious RAM
Introduces the first Oblivious RAM with constant bandwidth blowup, based on standard cryptographic assumptions. The key techniques are to use homomorphic encryption to "break" the Goldreich-Ostrovsky lower bound, and to develop a new "bounded feedback ORAM" to make the ORAM protocol's circuit depth logarithmic in the database size instead of polynomial.
- Design and Implementation of the Ascend Secure Processor
This paper consolidates ideas from multiple other papers (ASPLOS'15, FCCM'15), related to our efforts in taping out the first ORAM in silicon, and presents post-silicon power numbers for the ORAM controller once we powered it up in the lab. It also more holistically covers the execution model for Ascend (which originally appeared in STC'12).
Select Project

In March 2015, in a collaboration with David Wentzlaff's group at Princeton, we taped out a 25 core Ascend (aka Piton) processor in a 32nm process. Click the picture to get a blowup. The ORAM controller came out to about 1mm^2. For the final layout, we were very conservative at the top level, so the 'real' area is somewhere between .5-1mm^2.
Bring-up: The ORAM successfully passed its self tests on bring-up! The ORAM runs at 857 MHz, dissipating 166 mW @ 1.1V! To verify functionality, we have a traffic generator on the chip that simulates a last level cache miss pattern and supplies the ORAM with requests. The ORAM/chip then talks to a Spartan6 FPGA which is connected over UART to a laptop. The UART/laptop simulates a memory substrate such as DRAM. For power measurements, we have a mode where the ORAM loops data back on itself (thus, 166 mW doesn't include the back-end I/O (e.g., DRAM) controller--it is made up of the logic and SRAM power in the ORAM core itself). See here for a chip selfie. See here for the transcript of the first 2 accesses ("received from chip..." is ciphertext received from the ORAM).
A paper describing the design can be found here. The ORAM controller RTL is open source here.
Peer-Reviewed Papers
Color code: Blue: conference, Green: journal, Purple: workshop.
Top architecture conferences: ASPLOS, HPCA, ISCA, MICRO
Top security conferences: CCS, NDSS, Oakland/SP, USENIX Security
- Game of Threads: Enabling Asynchronous Poisoning Attacks; Jose Rodrigo Sanchez Vicarte, Ben Schreiber, Riccardo Paccagnella, Christopher W. Fletcher; ASPLOS, 2020
- The Security Pitfalls of Memory Hierarchy Compression: New Side Channels and Attacks on Compressed Caches; Po-An Tsai, Andres Sanchez, Christopher W. Fletcher, Daniel Sanchez; ASPLOS, 2020
- Cache Telepathy: Leveraging Shared Resource Attacks to Learn DNN Architectures; Mengjia Yan, Christopher Fletcher, Josep Torrellas; USENIX Security, 2020
- ExTensor: An Accelerator for Sparse Tensor Algebra; Kartik Hegde, Hadi Asghari-Moghaddam, Michael Pellauer, Neal Crago, Aamer Jaleel, Edgar Solomonik, Joel Emer, Christopher W. Fletcher; MICRO, 2019
-
Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data;
Jiyong Yu, Mengjia Yan, Artem Khyzha, Adam Morrison, Josep Torrellas, Christopher W. Fletcher;
MICRO, 2019
Best Paper Award
Formal analysis/security proof: here - A Retrospective on Path ORAM; Emil Stefanov, Marten van Dijk, Elaine Shi, Christopher W. Fletcher, Ling Ren, Xiangyao Yu, Srinivas Devadas; IEEE TCAD, 2019
- Approximate Checkers; Abdulrahman Mahmoud, Paul Reckamp, Panqiu Tang, Christopher W. Fletcher, Sarita V. Adve; WAX, 2019
-
MicroScope: Enabling Microarchitectural Replay Attacks;
Dimitrios Skarlatos, Mengjia Yan, Bhargava Gopireddy, Read Sprabery, Josep Torrellas, Christopher W. Fletcher;
ISCA, 2019
Open source release here
Highest ranked paper in double-blind review process - SecDir: Secure Directories to Defeat Directory Side Channel Attacks; Mengjia Yan, Jen-Yang Wen, Christopher W. Fletcher, Josep Torrellas; ISCA, 2019
-
gem5-Approxilyzer: an Open Source Tool for Application-level Soft Error Analysis;
Radha Venkatagiri, Khalique Ahmed, Abdulrahman Mahmoud, Sasa Misailovic, Darko Marinov, Christopher W. Fletcher, and Sarita V. Adve;
DSN, 2019
Open source release here -
Buffets: An Efficient and Composable Storage Idiom for Explicit Decoupled Data Orchestration;
Michael Pellauer, Yakun Sophia Shao, Jason Clemons, Neal Crago, Kartik Hegde, Rangarajan Venkatesan, Stephen W. Keckler, Christopher W. Fletcher, Joel Emer;
ASPLOS, 2019
Open source release here - Minotaur: Adapting Software Testing Techniques for Hardware Errors; Abdulrahman Mahmoud, Radha Venkatagiri, Khalique Ahmed, Sasa Misailovic, Darko Marinov, Christopher W. Fletcher, Sarita V. Adve; ASPLOS, 2019
-
Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing;
Jiyong Yu, Lucas Hsiung, Mohamad El Hajj, Christopher W. Fletcher;
NDSS, 2019
Open source release here
Distinguished Paper Finalist
Finalist, CSAW Applied Research Competition 2019 - Attack Directories, Not Caches: Side Channel Attacks in a Non-Inclusive World; Mengjia Yan, Read Sprabery, Bhargava Gopireddy, Christopher W. Fletcher, Roy Campbell, Josep Torrellas; Oakland/SP, 2019
-
InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy;
Mengjia Yan, Jiho Choi, Dimitrios Skarlatos, Adam Morrison, Christopher W. Fletcher, Josep Torrellas;
MICRO, 2018
Open source release here
IEEE Micro's Top Picks 2019 Honorable Mention
- Morph: Flexible Acceleration for 3D CNN-based Video Understanding; Kartik Hegde, Rohit Agrawal, Yulun Yao, Christopher W. Fletcher; MICRO, 2018
- UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition; Kartik Hegde, Jiyong Yu, Rohit Agrawal, Mengjia Yan, Michael Pellauer, Christopher W. Fletcher; ISCA, 2018
- Path ORAM: An Extremely Simple Oblivious RAM Protocol; Emil Stefanov, Marten van Dijk, Elaine Shi, T-H Hubert Chan, Christopher W. Fletcher, Ling Ren, Xiangyao Yu, Srinivas Devadas; JACM, 2018
-
ZeroTrace: Oblivious Memory Primitives from Intel SGX;
Sajin Sasy, Sergey Gorbunov, Christopher W. Fletcher;
NDSS, 2018
Open source release here - Design and Implementation of the Ascend Secure Processor; Ling Ren, Christopher W. Fletcher, Albert Kwon; Marten van Dijk; Srinivas Devadas; IEEE TDSC, 2017
- Asymptotically tight bounds for composing ORAM with PIR; Kartik Nayak, Ling Ren, Christopher W. Fletcher, Ittai Abraham, Benny Pinkas; PKC, 2017
-
HOP: Hardware makes Obfuscation Practical;
Kartik Nayak, Christopher W. Fletcher, Ling Ren, Nishanth Chandran, Satya Lokam, Elaine Shi, Vipul Goyal;
NDSS, 2017
Open source release here - Onion ORAM: A Constant Bandwidth Blowup Oblivious RAM; Srinivas Devadas, Marten van Dijk, Christopher W. Fletcher, Ling Ren, Elaine Shi, Daniel Wichs; TCC, 2016; (Alphabetical authors, L. Ren and I shared lead author)
- Constants Count: Practical Improvements to Oblivious RAM; Ling Ren, Christopher W. Fletcher, Albert Kwon, Emil Stefanov, Elaine Shi, Marten van Dijk, Srinivas Devadas; USENIX Security, 2015
-
PrORAM: Dynamic Prefetcher for Oblivious RAM;
Xiangyao Yu, Syed Kamran Haider, Ling Ren, Christopher W. Fletcher, Albert Kwon, Marten van Dijk, Srinivas Devadas;
ISCA, 2015
- A Low-Latency, Low-Area Hardware Oblivious RAM Controller; Christopher W. Fletcher, Ling Ren, Albert Kwon, Marten van Dijk, Emil Stefanov, Dimitrios Serpanos, Srinivas Devadas; FCCM, 2015
-
Freecursive ORAM: [Nearly] Free Recursion and Integrity Verification for Position-based Oblivious RAM;
Christopher W. Fletcher, Ling Ren, Albert Kwon, Marten van Dijk, Srinivas Devadas;
ASPLOS, 2015
Open source release here
-
Suppressing the Oblivious RAM Timing Channel While Making Information Leakage and Program Efficiency Trade-offs;
Christopher W. Fletcher, Ling Ren, Xiangyao Yu, Marten van Dijk, Omer Khan, Srinivas Devadas;
HPCA, 2014
-
Path ORAM: An Extremely Simple Oblivious RAM Protocol;
Emil Stefanov, Marten van Dijk, Elaine Shi, Christopher W. Fletcher, Ling Ren, Xiangyao Yu, Srinivas Devadas;
CCS, 2013
Best Student Paper Award
Top Picks in Hardware & Embedded Security 2018
-
Generalized External Interaction with Tamper-Resistant Hardware with Bounded Information Leakage;
Xiangyao Yu, Christopher W. Fletcher, Ling Ren, Marten van Dijk, Srinivas Devadas;
CCSW, 2013
-
A Framework to Accelerate Sequential Programs on Homogeneous Multicores;
Christopher W. Fletcher, Rachael Harding, Omer Khan, Srinivas Devadas;
VLSI SoC, 2013
-
Integrity Verification for Path Oblivious-RAM;
Ling Ren, Christopher W. Fletcher, Xiangyao Yu, Marten van Dijk, Srinivas Devadas;
HPEC, 2013
-
Design Space Exploration and Optimization of Path Oblivious RAM in Secure Processors;
Ling Ren, Xiangyao Yu, Christopher W. Fletcher, Marten van Dijk, Srinivas Devadas;
ISCA, 2013
-
Towards an Interpreter for Efficient Encrypted Computation;
Christopher W. Fletcher, Marten van Dijk, Srinivas Devadas;
CCSW, 2012
-
A Secure Processor Architecture for Encrypted Computation on Untrusted Programs;
Christopher W. Fletcher, Marten van Dijk, Srinivas Devadas;
STC, 2012
- HORNET: a cycle-level multicore simulator; Pengju Ren, Mieszko Lis, Myong Hyon Cho, Keun Sup Shim, Christopher W. Fletcher, Omer Khan, Nanning Zheng, Srinivas Devadas; IEEE TCAD, Vol. 31, No. 6, June 2012
-
A Low-overhead Dynamic Optimization Framework on Multicores;
Christopher W. Fletcher, Rachael Harding, Omer Khan, Srinivas Devadas;
PACT (short paper), 2012
-
Exploring Many-core Design Templates for FPGAs and ASICs;
Ilia Lebedev, Christopher W. Fletcher, Shaoyi Cheng, James Martin, Austin Doupnik, Daniel Burke, Mingjie Lin, John Wawrzynek;
IJRC, Article ID 439141, Volume 2012
- Scalable Accurate Multicore Simulation in the 1000 core era; Mieszko Lis, Pengju Ren, Myong Hyon Cho, Keun Sup Shim, Christopher W. Fletcher, Omer Khan, Srinivas Devadas; ISPASS, 2011
-
Brief Announcement: Distributed Shared Memory based on Computation Migration;
Mieszko Lis, Keun Sup Shim, Myong Hyon Cho, Christopher W. Fletcher, Michel Kinsy, Ilia Lebedev, Omer Khan, Srinivas Devadas;
SPAA (short paper), 2011
-
Bridging the GPGPU-FPGA Efficiency Gap;
Christopher W. Fletcher, Ilia Lebedev, Narges B. Asadi, Daniel R. Burke, John Wawrzynek;
ISFPGA (short paper), 2011
-
MARC: A Many-Core Approach to Reconfigurable Computing;
Ilia Lebedev, Shaoyi Cheng, Austin Doupnik, James Martin, Christopher W. Fletcher, Daniel Burke, Mingjie Lin, John Wawrzynek;
ReConFig, 2010
-
ParaLearn: A Massively Parallel, Scalable System for Learning Interaction Networks on FPGAs;
Narges B. Asadi, Christopher W. Fletcher, Greg Gibeling, Karen Sachs, Eric Glass, Daniel Burke, Zoey Zhou, John Wawrzynek, Wing H. Wong, Garry P. Nolan;
ICS, 2010; (N. Asadi and I shared lead author)
Best Student Paper Award
Patents
- Technique for secure computation; Srinivas Devadas, Christopher W. Fletcher, Marten Van Dijk; Patent No. 8909967. (Note: there is currently a bug where only Marten is listed as inventor. The lawyers are fixing it...)
Theses
-
Oblivious RAM: From Theory to Practice;
Christopher W. Fletcher;
Ph.D. Thesis;
[Thesis]
George M. Sprowls Award for outstanding Ph.D. thesis in CS at MIT
-
Ascend: An Architecture for Performing Secure Computation on Encrypted Data;
Christopher W. Fletcher;
S.M. Thesis;
[CSG Technical Memo 508]
Other Tech Reports/Articles
- Speculative Taint Tracking (STT): A Formal Analysis; Jiyong Yu, Mengjia Yan, Artem Khyzha, Adam Morrison, Josep Torrellas, Christopher W. Fletcher; Technical report
- Cache telepathy: Leveraging shared resource attacks to learn DNN architectures; Mengjia Yan, Christopher W. Fletcher, Josep Torrellas; arXiv preprint arXiv:1808.04761
- Bucket ORAM: Single Online Roundtrip, Constant Bandwidth Oblivious RAM; Christopher W. Fletcher, Muhammad Naveed, Ling Ren, Elaine Shi, Emil Stefanov; Cryptology ePrint Archive (IACR), Report 2015/1065, 2015. http://eprint.iacr.org/
- [Author Retrospective] AEGIS: Architecture for Tamper-Evident and Tamper-Resistant Processing; G. Edward Suh, Christopher W. Fletcher, Dwaine Clarke, Blaise Gassend, Marten van Dijk, Srinivas Devadas; 25 Years of the International Conference on Supercomputing, 2014.
-
Let's Stop Trusting Software With Our Sensitive Data;
Christopher W. Fletcher, Marten van Dijk, Srinivas Devadas;
IEEE Design and Test of ICs, March/April 2013. The Last Byte.
Academic Blogging
- Approaches to System Security: Using Cryptographic Techniques to Minimize Trust; Sigarch blog [article]; with Simha Sethumadhavan.
Selected Press
- Cybersecurity Factory nurtures early-stage startups in a tough field; Fortune [article]
- The Quest to Rescue Security Research From the Ivory Tower; Wired [article]
- Cloud security reaches silicon; MIT News [article]
- Hardware Trick Could Keep Cloud Data Safe; IEEE Spectrum [article]
- Devadas hardware disguises cloud servers memory-access patterns thwarting timing attacks; CSAIL News [article]
- Protecting data in the cloud; MIT News [article]
- A New Type of Security Chip Guards Against Big Data Snooping; Scientific American, Ascend has been named a "World Changing Idea"! [article]
Talks (ordered by project, then time)
-
UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition; Facebook Research, 7/24/2019
-
Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data
- Intel SCAP Yearly Meeting, 6/11/2019
- Open Source Enclaves Workshop, Berkeley CA, 7/25/2019
-
MicroScope: Enabling Microarchitectural Replay Attacks; Intel Research Bi-Weekly SCAP Seminar Series, 5/14/2019
-
Hardware Abstractions and Efficient Intersection for Tensor Algebra;
- Workshop on Compiler Techniques for Sparse Tensor Algebra, 1/26/2019
- DARPA SDH Open Session, 5/6/2019
- Facebook Research, 7/24/2019
-
Data Oblivious Programming and Data Oblivious ISAs
- Open Source Enclaves Workshop, Berkeley CA, 8/29/2018
- International Workshop on Blockchain/Crypto Winterschool, Xi'an China, 12/10/2018
- Intel Research Bi-Weekly SCAP Seminar Series, 1/22/2019
- Intel SCAP Yearly Meeting, 6/11/2019
-
Attack Directories, Not Caches: Side Channel Attacks in a Non-Inclusive World; AMD Weekly Seminar Series, 7/13/2018
[slides] -
Systems-centric aspects in Holistic Defense against Information Leakage; Plenary talk, NSF Workshop on Side and Covert Channels in Computing Systems, Washington D.C., 3/22/2018
[slides] - Cryptography Can Outmaneuver Hardware; Hardware Security Workshop at Columbia University, New York City, 8/31/2016
-
The Ascend Secure Processor: Concept to Silicon Implementation
- University of Illinois at Urbana-Champaign, 2/15/2016
- Stanford University, 2/23/2016
- Harvard University, 3/6/2016
- University of California--San Diego, 4/25/2016
- Nvidia Research, 7/14/2016
I also gave subsets of this talk at:- CHASE Conference (Conference on Secure/Trustworthy Systems and Supply Chain Assurance), University of Connecticut, 6/1/2016
- DIMACS Workshop (Center for Discrete Mathematics and Theoretical Computer Science), MIT, 6/11/2016
-
Constants Count: Practical Improvements to Oblivious RAM; "ORAMorama" Technical Session at the 24th Usenix Security Symposium, Washington D.C., 8/13/2015
[slides] -
Tiny ORAM: A Low-Latency, Low-Area Hardware Oblivious RAM Controller; "Implementation I" Technical Session at the 23rd IEEE Intl. Sym. on Field-Programmable Custom Computing Machines, Vancouver, Canada, 5/2/2015
[slides] -
Onion ORAM: Constant Bandwidth ORAM using Additively Homomorphic Encryption;
- ORAM Day at Boston University, Boston, Massachusetts, 1/30/2015
- Charles River Crypto Day at Northeastern University, Boston, Massachusetts, 4/17/2015
- UBC Seminar, Vancouver, Canada, 5/3/2015
- ORAM Technical Session at the 13th Theory of Cryptography Conference, 1/13/2016
-
Hardware Security in Cloud Computing
Presented at the Annual CSAIL Alliance Program meeting, Cambridge, 4/30/2014 -
Suppressing the Oblivious RAM Timing Channel While Making Information Leakage and Program Efficiency Trade-offs; "Security and Cloning" Technical Session at the 20th Intl. Sym. on High Performance Computer Architecture, Orlando, Florida, 2/18/2014
[slides] -
Techniques for Performing Secure Computation on Encrypted Data
Presented at:- the NSA-CSAIL visit, Cambridge, Massachusetts, 9/19/2012
- the MIT CSAIL security seminar series, Cambridge, Massachusetts, 10/1/2012
- 7th ACM Workshop on Scalable Trusted Computing (STC), Raleigh, North Carolina, 10/15/2012 (second half)
- 4th ACM Cloud Computing Security Workshop (CCSW), Raleigh, North Carolina, 10/19/2012 (first half)
- the Northrop Grumman-CSAIL visit, Cambridge, Massachusetts, 10/25/2012
- the Boston University security (BUSec) seminar series, Cambridge, Massachusetts, 12/10/2012
- MIT Lincoln Laboratory, Lexington, Massachusetts, 2/4/2013
-
Bridging the GPGPU-FPGA Effciency Gap; "FPGA Architectures and Technology" Technical Session at the 19th Intl. Sym. on FPGAs, Monterey, California, 2/28/2011
[slides] -
ParaLearn: A massively parallel, scalable system for learning interaction networks on FPGAs; "Applications" Technical Session at the 24th Intl. Conf. on Supercomputing, Tsukuba, Japan, 6/2/2010
[slides] -
Scalable Bayesian Network Discovery with Reconfigurable Hardware
Presented at:- the BWRC Winter Retreat, Lake Tahoe, 1/10/2010
- the RAMP Winter Retreat, U.C. Santa Cruz, 1/28/2010
-
Reconfigurable Computing & Bayesian Networks
Presented at the GSRC Annual Research Symposium, San Jose, 9/3/2009 -
Introduction to GateLib & MCMC on the BEE3
Presented at the Nolan Lab "All Hands Meeting," Stanford, 6/15/2009
The slides for the below talks were subsumed by the ICS'10 and FPGA'11 talks:
Posters
(Has not been updated since 2013.)
-
Ascend: An Architecture for Performing Secure Computation on Encrypted Data; Presented at the ACSC Annual Conference, Boston, 11/12/2013 (and numerous other places ...)
[poster]
Best Poster Presentation Award, Second Place
-
A Low-overhead Dynamic Optimization Framework on Multicores;
Presented at:- International Conference on Very Large Scale Integration, Istanbul, 10/6/2013
- the 21st IEEE/ACM International Conference on Parallel Architectures and Compilation Techniques, Minneapolis, 9/20/2012
-
Bridging the GPGPU-FPGA Efficiency Gap; Presented at the 19th International Symposium on Field-Programmable Gate Arrays, Monterey, 2/28/2011
[poster] -
Scalable FPGA Solutions for Learning Bayesian Networks
Presented at:- the BWRC Winter Retreat, Lake Tahoe, 1/10/2010
- the BWRC Summer Retreat, U.C. Berkeley, 6/6/2010 (with an updated results pane)
-
Curing Cancer with RCBIOS; Presented at the RAMP Summer Retreat, U. T. Austin, 6/23/2009
[poster] -
flint; Presented at the RAMP Winter Retreat, U.C. Berkeley, 1/10/2009
[poster]
Funding
* All funding amounts are my personal take/total grant budget.
- NSF CNS #1909999 (2019-2022); 500K, Lead PI
- Intel ISRA (2018-2021); 300K/1.5M (awarded as gift), Lead PI
- NSF CNS #1816226 (2018-2021); 250K/500K, Lead PI
- DARPA SDH #HR0011-18-3-0007 (2018-2022); 466K/23M, subcontractor under NVIDIA
- NSF CCF #1725734 (2017-2020); 250K/500K, Co PI
- Too many travel grants to list...
We thank NSF, DARPA/NVIDIA and Intel for their generous support!
Tutorials/Misc. Resources
- Crypto-hardware-software bibliography
- Tutorial on microarchitectural side/covert channels: ISCA'19